This paper defines conditions for a Signal l h n s ition Graph to be implemented by an asynchronous circuit. A hierarchy of the implementability classes is presented. Our main concern is the implementability of the specification under the restricted input-output interface between the design and the environment, i.e., when no additional interface signals are allowed to be added to the design. We develop algorithms and present experimental results of using BDD-traversal for checking STG implementability. These results demonstrate eficiency of the symbolic approach and show a way of improving ezisting tools for STG-based asynchronous circuit design.
Introduction
Synthesis frameworks for asynchronous circuits based on STGs (see, e.g., [2, 61) involve methods for STG analysis and verification. The main problem here is to check if a given STG is implementable by an asynchronous circuit. Although the existing literature defines such conditions (namely, Consistency and Complete State Coding [2, 6, lo]), they do not reflect requirements to the interface between the circuit and its environment. Another shortcoming of the existing analysis methods is that they are based on explicit representation of the State Graph.Recent developements in using symbolic techniques for reachable state space traversal, based on Binary Decision Diagrams(BDDs) [l, 91, can be applied to avoid state space explosion. This paper tackles both these problems. First, we define STG implementability classes and the properties that must be checked in order to ensure that a speed-independent circuit is derivable from the STG (Sections 2 and 3). Secondly, we develop algorithms and present experimental results of using BDDtraversal approach for STG implementability verification (Sections 4 to 6). These results demonstrate efficiency of the symbolic approach.
STG implementability
Let N = (P,T,F,mo) be a Petri net (PN) [7] , where P is the set of places, T is the set of transitions, F g (P x T ) U (T x P ) is the flow relation, and mo is the initial marking. A transition t E T is enabled at marking ml if all its input places are marked. An enabled transition t may fire, producing a new marking m2 with one less token in each input place and one more token in each output place (ml -+ m2). The sets of input and output places of transition t are denoted by ot and t o . Similar, op and po stand for the sets of input and output transitions of place p. The set of all markings reachable in N from the initial marking mo is called Reachability Set. Its graphical representation is called Reachability Graph. An example of P N is shown in Figure 1 ,a.
Signal Transition Graphs (STGs) are PNs whose transitions are interpreted as signal transitions. A signal transition can be represented by ai+ (or a j -) for the j-th transition of signal a from 0 to 1 (or from 1 to 0), while aj* is a generic name for either a rising or falling transition of a. The behavior of an STG and a circuit can be compared on the basis of the languages they realize. 
Definition 2.2 (Strong Equivalence
)
Properties of STGs
Our check of STG implementability will be based on the BDD-based symbolic traversal of the reachable set of states [ l , Figure 2 ,a-c illustrates the three types of state models: the reachability graph, the state graph and the full state graph for the mutual exclusion element.
Boundedness and consistency
The behavior of the circuit must be finite. This is guaranteed by boundedness of the underlying Petri Not every STG can be associated with a process of switching the circuit gates. Let us assume, for example, that the following sequence is feasible in an STG: bl+, a+, b2+, . . .. After firing bl+ signal b must be at logical 1, and no correct interpretation can be suggested to the following transition b2+. Such incorrectness can be formalized in the SG terms by state assignment consistency. 
Persistency
Persistency means that if a circuit signal is enabled it has to fire independently from the firing of other signals. However, one should distinguish between input and non-input signals. For inputs, which are controlled by the environment, it is possible to have a non-deterministic choice, which is represented in STG and SG models by conflicts, i.e., disabling of one input signal by another input signal. Such conflicts are always interpreted as choice and therefore do not lead to hazardous behavior. For non-input signals, which are produced by circuit gates, signal transition disabling may lead t o a hazardous spike at the output of the gate, making the circuit behavior dependent on the gate delays. In the case phrased as "input is disabled by the output", we assume that these two signals are controlled independently, one by the environment and the other by the circuit. If the environment is ready to change the input while the circuit is ready to change the output of a gate, then these two processes, under a speed-independent interaction, cannot influence each other. Therefore this is also a potential source of hazards and delay-dependence. Signal persistency and transition persistency are closely related. Clearly, the only source of nonpersistency of a signal a is the non-persistency of some transition labelled with ai*. Yet not any nonpersistency of a;* leads to the violation of persistency by signal a. In Figure 3 ,a transitions labelled with al+ 'To deal with non-deterministic circuits (like arbiters) we can soften the requirement and allow the disabling of non-input signals in arbitration points.
and bz+ are both non-persistent. However, signals a and b are persistent in the corresponding SG in Figure   3 ,c. Although the firing of, e.g., al+ disables bz+ it also enables transition bl+. So, both before and after the firing of al+, signal b remains enabled. By the trace equivalence (Definition 2.4) such a behavior of signals a and b is equivalent to the concurrent firing of a+ and b+ [6] . Therefore, both STG D1 and 0 2 have the same SG (Figure 3,c) . One can conclude that for signal b the conflict of the transition bz+ is "fake". Fake conflicts are discussed further in Section 3.5. Unfortunately, this procedure is not always immediately possible even for finite, consistent and persistent SGs. The problem is with the state encoding, which may sometimes define the on-and off-sets of the logic functions [ The CSC requirement is the necessary condition for the gate implementabilty. It is also the sufficient condition for the implementation on complex gates [2] . Given an STG specification that does not obey the CSC requirement, the following question arises: Is it possible to equivalently transform this specification to another STG for which the CSC requirement is met and therefore it is gate implementable? For the SIimplementability when it is allowed to change the interface of the design the answer to the question is positive, and any of the known methods can be employed to insert additional signals into the STG [3, 10, 
61.
However, for I/O-implementability with the fixed interface of the design CSC-violations can be classified into reducible and irreducible. Reducible CSCviolations can be solved by adding new non-input signals, irreducible violations require changes in the interface between the circuit and the environment. 
CSC reducibility

Proposition 3.2 A n STG is I/O-implementable iff it is bounded and its SG is consistent, persistent and CSC-reducible.
Obviously, if an STG has a SG that obeys CSC requirement, then the STG is gate-implementable.
Fake conflicts
In this section we demonstrate another property of STG, of a well-formedness type, which can be helpful in two ways. Firstly, it will provide a useful mechanism for performing efficient verification of commutativity and persistency within the BDD-framework, where the SG is not available in its explicit form. Secondly, it can assist the designer in optimising the initial STG description. Therefore, one can either exclude fake conflicts by an equivalent transformation of the STG or the STG (and its SG) is not persistent and hence not I/Oimplementable. Therefore, in the analysis of implementability we always reject STG specifications with symmetric fake conflicts and non-input asymmetric fake conflicts. Fake conflicts can be analyzed by the structure of the STG and that is much simpler than the check for commutativity.
Modeling Petri nets and STGs with logic functions
Given an n-variable logic function f : B" -+ B, the 0,1,1,0,~,~,0,0,0), (1,~,0,0,1,~,~,0,0),  (1,1,1,0,1,0,0,0,0), ( I ,~,~,~,~,~,~ 
E(t)
= A pi ( t enabled), 
N P M ( t ) = A pi (no predecessor marked),
P i E * t NSM(t) = A pi (no successor marked).
P i E t .
Given these characteristic functions, the transition function can be computed as follows:
N ( M , t > = (ME(,) 'NPM(t))NSM(t) ' A S M ( t ) -
Assume that in the example of Figure 1 ,we calculate MI = 6p,(M,tl) given the set M = poplpL(p5pk + pbp6) + p:p3p5pkp:. First, ME(^,) (cofactor of M with respect to E(tl) = p l ) selects those markings in which t l is enabled and removes its predecessor places from the characteristic function ME(,^, = popa(p5p&+pkp6)). Then the product with NPM(t1) = p i eliminates the tokens from the predecessor places Next, the cofactor with respect to NSM(t1) = p i removes all the successor places, obtaining ME(,^, * NPM(tl))NSM(t,) = pOP:(pSPk -k PkP6). NPM(t1) = pOp:p~(P5Pk + P ' , P 6 ) ) .
For a set of full states M F , SD is defined as follows:
Verification of implementability condit ions
STG implement ability properties can be verified by calculating all reachable markings (states) of the STG.
Given the initial marking mo of N and the initial values of the signals SO, the set of states of an STG can be calculated by using symbolic traversal techniques, similar to those used for the verification of finite state machines. 
Boundedness and consistency
The check that an STG (PN) is k-bounded or safe can be done within the BDD-framework by means of the technique described in [9] .
Verifying that the STG is consistent can be done during the traversal, by checking the consistency of the new generated states. We first define the following characteristic function:
The characteristic function of the states with inconsistent assignment is derived according to Defini- An additional problem may appear in case the state assignment of the initial marking is unknown. A simple solution for that is to initially assign a "don't care" value for all signals (or equivalently, to not encode signals in the initial marking). As soon as a marking with some a;+ enabled is generated, all reachable markings obtained so far are encoded with a = 0 (similarly for ai-).
Persistency
A transition can only be non-persistent if some of its input places is a conflict place (more than one predecessor). For some classes of Petri nets persistency is guaranteed by the structure of the net, e.g. marked graphs are always persistent since all places have only one successor transition [7] .
An algorithm to check transition persistency is shown in Figure 6 If ti is not enabled in any of those markings, then t; is not persistent. A similar algorithm to check the signal persistency is given in Fig. 6(b) .
Complete State Coding
The CSC requirement can be checked for each noninput signal by defining the following characteristic functions:
ER(a+) = 3 p ( R ( D ) . E(a+))
ER(a-) = 3 p ( R ( D ) . E ( u -) )
QR(a+) = 3 p ( R ( D ) . U -E ( u -) )
ER(a*) is the set of binary codes that correspond to states in which some a;* is enabled (a set of ezcitation regions). It is obtained by abstracting the places ( 3~) from the states of the excitation region. QR(a+) (a set of quiescent regions) is the set of binary codes that correspond to states in which a = 1 but a-is not enabled (similarly for QR(a-)).
The CSC requirement for non-input signal a can now be checked as follows The CSC-irreducibility check can draw upon the results of the above CSC analysis. To check the existence of mutually complementary input sequences, we can proceed for each non-input in the following way:
Let CONT(a) be the set of contradictory states for noninput a, defined by CONT(a) = (ER(a+) n Q R ( a -) ) U (ER(a-) n QR(a+)). We first take all the states in (QR(a+)UQR(a-))nCONT(a), and then traverse the net backward with "frozen" non-inputs (i.e., firing only input signals) until the fixed point is reached. Then the forward traversal with frozen non-input signals is performed from the set of states obtained by the backward traversal. As a result, the set ReachedFroten is obtained. If
ReachedFroten n ( E R ( a -) U ER(a+)) n CONT(a) # 0, then there is a CSC problem for a with a mutually complementary input sequences. The set of states violating nondeterminism for signal change a* is trivially defined by:
Uti.tiET, X(t;)=X(tj)=a*
E ( t i ) n E ( t j ) .
Instead of the relatively complex commutativity check, which must be performed individually for each state with more than one enabled signal, we check the freedom from the fake conflicts.
Fake conflicts
One can simplify the check of both SG commutativity (another case for CSC-irreducibility) and persistency by checking for fake-freedom and transition persistency. An outline of the procedure which determines if there is any fake conflict in an STG D (N is the underlying PN) with respect to a signal transition t; is as follows:
We start with the set of reachable states in which ti is enabled: Enabled = R ( N ) n E(ti). Then for each t j , tk E T such that 3p E P : ti,tj E p*,ti # tj,tk # ti,tk # t i , X(tk) = A(ti) = a*, we check if the set of states reached from Enabled by firing tj contains at least one such state that enables tk, which is labelled with a* as t; (formally, if 6N(Enabled,tj) f l E(tk) # 8). If all these checks return false, the STG is fake-free with respect to ti. The check for symmetric and asymmetric fake conflicts is a simple modification of this basic technique.
Experimental results
Several examples have been used to evaluate the efficiency of the proposed algorithms. Most examples are scalable, in such a way that the number of states of the system can be exponentially increased by iteratively repeating a basic pattern. Despite the regularity of these scalable examples, we have found that BDDs may have an exponential size if appropriate heuristics for variable ordering are not used. Table 1 shows the obtained results. CPU time for each algorithm is presented. First, STG traversal and consistent state assignment are executed simultaneously (T+C). Next, non-input persistence (NI-p) and commutativity (Com) are verified by using the set of reachable states. Finally, CSC is verified. Since the master-read and Muller's pipeline examples are marked graphs (no conflict places), the CPU time to check persistency and commutativity is negligible. The BDD sizes reported in Table 1 correspond to the size of the Reached set in the traversal algorithm. The number of variables of the BDD is the number of places plus the number of signals. The results show how STGs with a high degree of parallelism and an extremely vast state space can be verified in moderate CPU times.
Conclusion
We have presented formal conditions for an STG to be implemented by a speed-independent circuit under three different notions of behavioral equivalence. The most practical one is Input-Output implementability, which takes into account specific requirements about the interface between the circuit and its environment. This is reflected in the notions of persistency and CSC-reducibility. Consistency is also defined in a more general form than before -for a full state graph, thus covering the case when one marking of an STG may correspond to several different states.
We have developed and implemented algorithms for checking these properties using symbolic rather than tradi- 
